

United States Patent and Trademark Office

P.O. Box 1450
Alexandria, Virginia 22313-1450
www.usnto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/623,732	07/22/2003	Kyoichi Suguro	04329.2344-02	6071
22852 75	590 10/27/2006	EXAMINER		
FINNEGAN,	HENDERSON, FARAB	DOAN, THERESA T		
LLP 901 NEW YOR	RK AVENUE, NW		ART UNIT	PAPER NUMBER
	N, DC 20001-4413		2814	
		DATE MAIL ED: 10/27/200	ć	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office Action Commons	10/623,732	SUGURO ET AL.					
Office Action Summary	Examiner	Art Unit					
	Theresa T. Doan	2814					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed on 18 Au	Responsive to communication(s) filed on <u>18 August 2006</u> .						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments							
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims	•						
4)⊠ Claim(s) <u>38 and 39</u> is/are pending in the applic	eation	•					
4a) Of the above claim(s) is/are withdraw	•						
5) Claim(s) is/are allowed.	William Consideration.						
6)⊠ Claim(s) <u>38 and 39</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or	r election requirement.						
Application Papers	•						
	•						
9) The specification is objected to by the Examine		Evaminer					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
•	material	(4) 04 (9)					
12) △ Acknowledgment is made of a claim for foreign	phority under 35 U.S.C. § 119(a))-(a) or (i).					
·— ·— ·—	a) ⊠ All b) ☐ Some * c) ☐ None of:						
1. ☐ Certified copies of the priority documents have been received.							
 2. Certified copies of the priority documents have been received in Application No. <u>09/609,107</u>. 3. Copies of the certified copies of the priority documents have been received in this National Stage 							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)	Paper No(s)/Mail Date 5) Notice of Informal Patent Application						
Paper No(s)/Mail Date <u>05/06/04</u> .	6) Other:	•					

Application/Control Number: 10/623,732

Art Unit: 2814

DETAILED ACTION

1. The RCE and the amendment filed 08/18/06 have being acknowledged and entered. By this amendment the claims 38-39 are pending in the application.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 38-39 are rejected under 35 U.S.C. 102(b) as being anticipated by Yamazaki (5,306,940).

Regarding claim 38, Yamazaki (Fig. 8F) discloses a semiconductor device comprising:

a substrate 101 having a semiconductor layer 103 and a trench (corresponding to the area that occupied by the oxide film 113, 115c, 116a and also see Fig. 8C), the semiconductor layer 103 being an epitaxial layer (column 10, line 49), the trench partitioning the semiconductor layer into a plurality of regions;

an element isolating insulating film (113, 115c, 116a) provided in the trench for partitioning the semiconductor layer 103 into a plurality of element regions, the element isolating insulating film (113, 115c, 116a) having a top surface projecting upward above a top surface of the semiconductor layer 103, wherein the element isolation insulating film (113, 115c, 116a) is an oxide film; and

Application/Control Number: 10/623,732

Art Unit: 2814

a MOS type element formed within a corresponding one of the element regions and having a gate insulating film 118 and a gate electrode 122a on the gate insulating film 118; wherein:

a difference in height from the substrate between a top surface position of the element isolating insulating film (113, 115c, 116a) and a top surface position of the semiconductor layer 103 is at least three times as large as the thickness of the gate insulating film 118, the top surface position of the element isolating insulating film (113, 115c, 116a) is not higher than a top surface position of the gate electrode 122a, the element isolating insulating film and each of the element regions make an interface which is substantially perpendicular to the top surface of the semiconductor layer 103, the gate electrode 122a is formed on the gate insulating film 118, the gate insulating film 118 being formed on a top surface of the semiconductor layer 103 in each of the element regions which is not covered with the element isolating insulating film, and the gate electrode 122a is formed on the gate insulating film 118 (Fig. 8F).

Regarding claim 39, Yamazaki (Fig. 8F) discloses a semiconductor device comprising:

a substrate 101 having a semiconductor layer 103 and a trench (corresponding to the area that occupied by the oxide film 113, 115c, 116a and also see Fig. 8C), the semiconductor layer 103 being an epitaxial layer (column 10, line 49), the trench partitioning the semiconductor layer into a plurality of regions;

Art Unit: 2814

an element isolating insulating film (113, 115c, 116a) provided in the trench for partitioning the semiconductor layer 103 into a plurality of element regions, the element isolating insulating film (113, 115c, 116a) having a top surface projecting upward above a top surface of the semiconductor layer 103, wherein the element isolation insulating film (113, 115c, 116a) is an oxide film; and

a MOS type element formed within a corresponding one of the element regions and having a gate insulating film 118, wherein:

a difference in height from the substrate between a top surface position of the element isolating insulating film (113, 115c, 116a) and a top surface position of the semiconductor layer 103 is at least 10nm (column 15, lines 11-12), the top surface position of the element isolating insulating film (113, 115c, 116a) is not higher than a top surface position of a gate electrode 122a, the element isolating insulating film and each of the element regions make an interface which is substantially perpendicular to the top surface of the semiconductor layer 103, the gate electrode 122a is formed on the gate insulating film 118, the gate insulating film 118 being formed on a top surface of the semiconductor layer 103 in each of the element regions which is not covered with the element isolating insulating film, and the gate electrode 122a is formed on the gate insulating film 118 (Fig. 8F).

Response to Arguments

Applicant's arguments with respect to claims 38-39 have been considered but are most in view of the new ground(s) of rejection.

Art Unit: 2814

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Theresa T. Doan whose telephone number is (571) 272-1704. The examiner can normally be reached on Monday to Friday from 7:00AM - 4:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, WAEL FAHMY can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Theresa Doan

October 23, 2006.